




1/2

PRIOR ART**Fig.1.****Fig.2.**

2/2

Fig.3.



DDS = Direct Digital Synthesiser

PLL = Phase Lock Loop Frequency Synthesiser

'I' = In-Phase

'Q' = Quadrature